Post Doc - Low temperature process modules for 3d coolcube integration : through the end of roadmap

Country: France;

City: Grenoble

Vacancy added: 11.01.2019

Employer: CEA Tech

 

ABSTRACT

3D sequential integration is envisaged as a possible solution until the end of CMOS roadmap. Different process modules have been developped @ 500°C for planar FDSOI technology in a gate first process. However, regarding bottom transistor level stability in CoolcubeTM integration, and yield consideration, the need to reduce further the top transistor temperature down to 450°C should be explored.The post-doc will have in charge the development of specific technological modules at low temperature both 500°C and 450°C for FDSOI planar devices to acquire a solid knowledge in low temperature CMOS process integration. The specific low temperature gate module will be addressed on planar devices. The threshold voltage modulation will also be studied. The work will be performed in collaboration with the technological platform process of LETI for the low temperature modules development. The electrical characterization in collaboration with the characterization laboratory and the TCAD simulations team of LETI.

LOCATION

Département Composants Silicium (LETI)

Laboratoire d'Intégration des Composants pour la Logique

Grenoble

CONTACT PERSON

FENOULLET-BERANGER Claire

CEA

DRT/LETI/DCOS/SCME/LICL

CEA-Grenoble 17 rue des Martyrs 38054 GRENOBLE CEDEX

Phone number: 04 38 78 56 77

Email: claire.fenouillet-beranger@cea.fr

START DATE

As soon as possible

« The age limit is 26 years for PhD offers and 30 years old for post-doc offers. »

 
Where to send resume: